github.com/SinghCoder/Icarus_Verilog ↗
This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum
An animated visualization of SinghCoder/Icarus_Verilog's Git history from August 2019 to December 2020, built by 4 contributors. The codebase reached 274 lines, mostly Verilog. The video runs 32 seconds.
Render your own repo
Turn any GitHub repository into a video like this — free sample in seconds.
Open this visualization on its own page →
Language
Verilog
Contributors
4
Lines of Code
274
From
2019-08-21
To
2020-12-22
Advertisement
About SinghCoder/Icarus_Verilog
This repository contains a collection of Verilog code snippets and educational materials developed during the Computer Architecture course at BITS Pilani. The project serves as a learning resource with eight progressively complex lab exercises covering fundamental to advanced digital design concepts, from introductory Verilog syntax through combinational and sequential circuits, ALU design, register files, single-cycle and multi-cycle datapaths, and finally pipeline architecture.
The repository includes practical guidance on compiling and running Verilog code using Icarus Verilog, with instructions for both text-based output through monitor statements and graphical waveform visualization. Each lab is accompanied by a lab sheet, README notes, and corresponding Verilog implementations. The author has also documented common Verilog mistakes and syntax pitfalls that students frequently encounter, such as case sensitivity requirements, proper wire declarations, and correct module naming conventions.
While intended primarily as a personal course portfolio and study aid, the repository acknowledges that the code has not been thoroughly verified and may contain errors. The author explicitly states the materials are for educational purposes only and welcomes corrections through pull requests.
Advertisement